

Study of multilevel inverter and analysis of three levels Inverter (FCMI)

Amarjeet.S.Pandey

Abstract— This paper deals with the study and analysis of three level flying capacitor inverter topology. These are increasingly being used in medium and high power applications due to their advantages such as low power dissipation of power switches, low harmonic contents and switching redundancy. By using the MATLAB/simulink simulation software which includes the triggering circuit, the design of FCMI was successfully done with respect to the resistive load.

Index Terms— Flying capacitor multilevel inverter(FCMI),MATLAB Simulink,

1 INTRODUCTION

The preliminary studies on multilevel inverters (MLI) have been Performed using three-level inverter that has been proposed by Nabae. In the study, the third level has been constituted by using neutral point of DC line and the topology has been defined as diode clamped MLI (DC-MLI) [1,2]. In recent years, multilevel inverters have gained much attention in the application areas of medium voltage and high power owing to their various advantages such as lower common mode voltage, lower voltage stress on power switches, lower dv/dt ratio to supply lower harmonic contents in output voltage and current. Comparing two-level inverter topologies at the same power ratings, MLIs also have the advantages that the harmonic components of line-to-line voltages fed to load are reduced owing to its switching frequencies. The most common MLI topologies classified into three types are diode clamped MLI (DC-MLI), flying capacitor MLI (FC-MLI), and cascaded H-Bridge MLI (CHB-MLI). The hybrid and asymmetric hybrid inverter topologies have been developed according to the combination of existing MLI topologies or applying different DC bus levels respectively [6]. The basic topologies of MLIs are shown in Fig. 1. The recent applications of MLIs have a variety including induction machine and motor drives, active rectifiers, filters, interface of renewable energy sources, flexible AC transmission system (FACTS), and static compensators. The diode clamped inverters, particularly the three-level structure, have a wide popularity in motor drive applications besides other multilevel inverter topologies. This paper presents the multilevel inverter topologies and their control methods according to existing and novel applications, based on a well-surveyed literature summary. A comprehensive study has been performed on common and hybrid multilevel inverters, and the most appropriate control schemes and application have been proposed according to topologies.




Fig. 1. Multilevel inverter topologies: (a) three-level DC-MLI, (b) three-level FC-MLI, (c) three-level CHB-MLI.




Fig. 2. Classification of multilevel inverter control schemes.

Electrical Department
G.H.Raisoni college of Engineering
Nagpur, India
Pandey.amarjeet73@gmail.com

2 COMMON INVERTER TOPOLOGIES

Three major multilevel inverter structures which have been mostly applied in industrial applications have been emphasized as the diode clamped, the flying capacitor, and the cascaded Hbridge\ inverters with separate DC sources. In addition to this, various hybrid multilevel inverters have been developed by using the three basic types mentioned above. Voltage source inverters (VSIs) are widely used in AC motor drives, AC uninterruptible power supplies (UPS), and AC power supplies with batteries, fuel cells, active harmonic filters. VSI topologies are constituted in accord with power demand of application areas and output voltages are either single phase for power demands lower than 2 kV A or three-phase for power demands over 2 kV A as being used in household and industrial loads. The semi converter, half bridge and full bridge inverters were employed for high power applications in 1990s, but recently many researchers have paid much attention to multilevel inverters for high power and medium voltage applications [10]. Main three multilevel inverter topologies and hybrid models of these structures have been reviewed in the following part of the paper by demonstrating sample models and control strategies.

2.1. Diode clamped multilevel inverters (DC-MLI)

The diode clamped multilevel proposed by Nabae, Takashi, and Akagi in 1981 was named as neutral point converter and was essentially a three-level diode clamped inverter as shown in Fig. 1a. Several experimental studies and articles published about results of three, four, five and six level DC-MLIs for such uses like static VAR compensators, high voltage grid interconnections, and variable speed motor drives [9]. A three-phase five-level DCMLI topology is shown in Fig. 3. Each of the three-phase outputs of inverter shares a common DC bus voltage that has been divided into five levels over four DC bus capacitors. The capacitors have been subscripted from C1 to C4. The middle point of C2 and C3 capacitors constitute the neutral point of inverter and output voltages have five voltage states referring to neutral point. The voltage across each capacitor is $V_{dc}/4$ and the voltage stress on each switching device is limited to V_{dc} through the clamping diodes that have been named as D1.3 and D1. The key components that differ with this topology from a conventional two-level inverter are clamping diodes. To explain how the staircase voltage is synthesized, the neutral point n has been assumed as the output phase




Fig. 3. Three-phase five-level topology of a diode clamped multilevel inverter.

For the five-level DC-MLI in Fig. 3, a set of four switches is ON at any given period of time and they are Sa1 to Sa4 for voltage level of

$V_{an} = V_{dc}/2$. The second switching state shows the voltage level of $V_{an} = V_{dc}/4$ and Sa2 to Sa1 1 switches should be triggered. The

remaining switching states that constitutes 0 and negative outputs can be seen in Table 1. The clamping diodes require different voltage

ratings for reverse voltage-blocking due to each triggered switch is only required to block a voltage level of $V_{dc}/(m - 1)$. By assuming the switches from Sa1 to Sa4 are triggered as seen in first line of Table 1, D1 blocking diode needs to block a voltage at the rate of $3V_{dc}/4$ that is generated by three DC bus capacitors. Since each blocking diode voltage rating is the same as the active device voltage rating, the number of diodes required for each phase will be calculated as $(m - 1) \cdot (m - 2)$, where m represents number of inverter levels.

The following equations are used to determine the required device numbers to form a given level of a diode clamped MLI. If m is assumed as the number of levels,

the number of capacitors at the DC side (c) can be known by using Eq. (1). The number of freewheeling diodes (d) per phase, and the number of clamping diodes (j) can be calculated by using Eqs. (2) and (3) respectively.

$$\begin{aligned}
 c &= m - 1 & (1) \\
 d &= 2(m - 1) & (2) \\
 j &= (m - 1) \cdot (m - 2) & (3)
 \end{aligned}$$

2.2 FLYING CAPACITOR MULTILEVEL INVERTER (FCMI)

FCMI involves in the usage of extra capacitor clamped to the power switches phase rail to provide the DC voltage level. This structure allows for the inverter to supply high capabilities especially during the power outages due to the redundancy in switching states provided by the clamping capacitor [3]. By assuming that the voltage rating for each of capacitor applied in the circuit is equal with the switching devices, an m-level of inverter will require a total of $(m - 1) \times (m - 2)/2$ auxiliary capacitor per phase leg in addition to $(m - 1)$ main DC bus capacitor [3]. It is different with DCMI which for m-level of this type of inverter, it is only required $(m - 1)$ capacitors on the same voltage rating as the switching devices [3]. Thus, by taking $m = 3$ as an example for the number of the level in FCMI, it will give the number of auxiliary capacitor, $N_c = 2 \times \frac{1}{2} + 2 = 3$ Compared with DCMI that used $N_c = 2$ in the circuit. Other than that, this type of multilevel inverter also provides the switching combination redundancy that I very useful for the voltage level balancing. Basically, FCMI has redundancy at its inner voltage level which is different with DCMI. A voltage level redundancy is synthesized by two or more of valid switch combination in the circuit. It also has the capabilities to control the individual capacitor voltages in the circuit. The output voltage of the inverter can be produced

$$\frac{dV_{C1}}{dt} = \pm \frac{1}{C_1} i_o \tag{3}$$

and the load voltage
 $V_o = V_{C1}$ or $V_{DC} - V_{C1}$
 for discharging and charging, respectively.

from different switching states and still produces the same output voltage level. This flexibility of the different switching states will give staircase voltage waveform at the output voltage and output current of the inverter. From FCMI configuration, it is basically only used one DC for its operation. As been explained before, it is basically will limit the application of the inverter itself. The FCMI will function properly when correct triggering signal is applied to the switching devices and it generates low harmonic distortion at its output.

The filter is usually not used in this type of multilevel inverter.




Fig.4 Simulation model of the single phase three level FCMI

The simulation circuit of the FCMI is basically divided into three main parts. They are the triggering signal circuit, inverter circuit i.e. FCMI and also the load. The design of the single phase three level FCMI is shown as in Figure 4. This single phase three level FCMI has eight IGBTs, thus eight signals will be required for the operation. It has two DC link capacitors at the DC side, C 1 and C2. Capacitors C3 and C4 are the clamping capacitor that will provided the variation in DC voltage level. As the number of level is increased, the amount of DC link capacitor and clamping capacitor will also increased. One of the special feature of FCMI is it has several switching states combination for a certain value of output voltage level. Based on Zhang, Watkins and Shepherd (2002), by selecting suitable combination of switching states, all eight IGBTs can be switched on for the same duration, thus making the switching of power switches to be efficient. Eight switching states have been chosen that will give the optimum switching time for all IGBTs and this is shown in Table 2.

Each IGBTs is switched on for half of the cycle, i.e. 1800 or 0.01 s and phase shifted 450 or 2.5ms among each other

| | V_{dc} | $\frac{1}{2} V_{dc}$ | 0 | $-\frac{1}{2} V_{dc}$ | $-V_{dc}$ | $-\frac{1}{2} V_{dc}$ | 0 | $\frac{1}{2} V_{dc}$ |
|-------|----------|----------------------|-----|-----------------------|-----------|-----------------------|-----|----------------------|
| IGBT1 | ON | ON | OFF | OFF | OFF | OFF | ON | ON |
| IGBT2 | ON | OFF | OFF | OFF | OFF | ON | ON | ON |
| IGBT3 | OFF | ON | ON | ON | ON | OFF | OFF | OFF |
| IGBT4 | OFF | OFF | ON | ON | ON | ON | OFF | OFF |
| IGBT5 | OFF | OFF | OFF | ON | ON | ON | ON | OFF |
| IGBT6 | OFF | OFF | OFF | OFF | ON | ON | ON | ON |
| IGBT7 | ON | ON | ON | ON | OFF | OFF | OFF | OFF |
| IGBT8 | ON | ON | ON | OFF | OFF | OFF | OFF | ON |

Table.2 The switching of triggering circuit

By referring to Table 1, a relationship can be obtained among the IGBTs. It is found that one signal is the inverse of one another signal. This helps in reducing the number of

$$\frac{di_o}{dt} = \frac{1}{L} (v_o - Ri_o) \tag{4}$$

IGBT 1= IGBT 4; IGBT 2= IGBT 3; IGBT 5= IGBT 8; IGBT 6= IGBT 7

2.3. Cascaded H-bridge multilevel inverters (CHB-MLI)

An alternative multilevel inverter topology with less power devices requirement compared to previously mentioned topologies is known as cascaded H-bridge multilevel inverter (CHB-MLI) and the topology is based on the series connection of H-bridges with separate DC sources. Since the output terminals of the H-bridges are connected in series, the DC sources must be isolated from each other. Owing to this property, CHB-MLIs have also been proposed to be used with fuel cells or photovoltaic arrays in order to achieve higher levels. The resulting AC output voltage is synthesized by the addition of the voltages generated by different H-bridge cells. Each single phase H-bridge generates three voltage levels as +V_{dc}, 0, -V_{dc} by connecting the DC source to the AC output by different combinations of four switches, SA₁, SA₁¹, SA₂, and SA₂¹ as seen in first cell of Fig. 5. The CHB-MLI that is shown in Fig. 5 utilizes two separate DC sources per phase and generates an output voltage with five levels. To obtain +V_{dc}, SA₁ and SA₂ switches are turned on, whereas V_{dc} level can be obtained by turning on the SA₂ and SA₁¹

1. The output voltage will be 0 by turning on SA₁ and SA₂ switches or SA₁¹ and SA₂¹ switches. If n is assumed as the number of modules connected in series, m is the number of output levels in each phase as seen in Eq. (4). The switching states of a CHB-MLI (sw) can be determined by equation (5)

$$m = 2n + 1 \tag{4}$$

$$sw = 3^m \tag{5}$$




Fig. 5. Three-phase five-level topology of cascaded H-bridge multilevel inverter.

The first leg phase voltage (V_{an}) of Fig. 5 is constituted by multiplying V_{a1} and V_{a2} values of series connected H-bridge cells and

will generate a stepped waveform as seen in Fig. 6. Positive output pulses are shown with P₁ and P₂ while the negative ones are indicated as P₁¹ and P₂¹

$$V(\omega t) = \frac{4V_{dc}}{\pi} \sum_{n=1,3,5,\dots}^{\infty} [\cos(n\theta_1) + \cos(n\theta_2) + \dots + \cos(n\theta_5)] \frac{\sin(n\omega t)}{n} \tag{6}$$

$$V(\omega t) = \frac{4V_{dc}}{\pi} \sum_{n=1,3,5,\dots}^{\infty} [\cos(n\theta_1) + \cos(n\theta_2)] \frac{\sin(n\omega t)}{n} \tag{7}$$

An example switching angle calculation is given in Eq. (8) to eliminate 5th, 7th, 11th, and 13th order harmonics.

$$\cos(\theta_1) + \cos(\theta_2) + \cos(\theta_3) + \cos(\theta_4) + \cos(\theta_5) = 5 \cdot m_i \tag{8}$$

$$\cos(5 \cdot \theta_1) + \cos(5 \cdot \theta_2) + \dots + \cos(5 \cdot \theta_5) = 0$$

$$\cos(7 \cdot \theta_1) + \cos(7 \cdot \theta_2) + \dots + \cos(7 \cdot \theta_5) = 0$$

$$\cos(11 \cdot \theta_1) + \cos(11 \cdot \theta_2) + \dots + \cos(11 \cdot \theta_5) = 0$$

$$\cos(13 \cdot \theta_1) + \cos(13 \cdot \theta_2) + \dots + \cos(13 \cdot \theta_5) = 0$$

The Fourier series expansion of the general multilevel stepped

The modulation index is defined as m_i and can be calculated as in Eq. (9).

$$m_i = \frac{\pi V_1}{4V_{dc}} \tag{9}$$

output voltage is shown in Eq. (6) and the transform is applied for Fig. 5 in Eq. (7), where n is the harmonic number of the output voltage of inverter. The switching angles that are indicated as H1 . . . H5 in Eq.

(6) can be chosen to obtain minimum voltage harmonics and several




Fig. 6. Phase output voltage waveforms of a five-level topology CHB-MLI with two separate DC sources.

Since the values of Eq. (8) are non-linear, the calculations are obtained by using Newton-Raphson Iteration. The fundamental and high frequency control methods will be reviewed in the next section of the paper. CHB-MLIs have been previously designed for static VAR compensators and motor drives, but the topology has been prepared an interface with renewable energy sources


due to using separate DC sources. There are numerous studies have been performed on CHB-MLIs for connecting renewable energy sources with AC grid and power factor correction.

2.4. Asymmetric hybrid multilevel inverters (AH-MLI)

Besides the three basic multilevel inverter topologies previously discussed, new MLI topologies based on the existing multilevel topologies have been proposed and classified as hybrid topologies. The hybrid multilevel topologies are constituted by using combination of two basic topologies utilize the DC-MLI or FC-MLI to replace the H-bridge as the basic module of the CHB-MLI in order to reduce the number of the separated DC sources. The asymmetric hybrid MLIs synthesize the output voltage waveforms with reduced harmonic content [6,20]. This advantage is achieved by using distinct voltage levels in different modules, which can generate more levels in output voltage waveform and reduces the THD ratio, while preventing to increase the number of switching devices and sources. Each power module of a hybrid MLI can be operated at distinctive DC voltage and switching frequency improving the efficiency and THD compensation characteristics of inverter. Nevertheless, conventional PWM strategies, which generates switching frequency at fundamental frequency are not appropriate for AHMLIs due to switching devices of the higher voltage modules, would have to operate at high frequencies only during some inverting instants. To achieve this control strategy, hybrid modulation methods have been proposed that provide to get higher power cells switched at low frequency and low power cells switched with high frequency [13].

The most widely used AH-MLI topologies are shown in Fig. 7 as one phase legs of three-phase applications. The diode clamped and H-bridge cascaded seven-level hybrid topology is shown in Fig. 7a. Other seven-level hybrid topologies that are constituted by cascading flying capacitor module or H-bridges of different switching devices to basic CHB-MLI module are seen in Fig. 7b and c, respectively. The hybrid DC-MLI topology in Fig. 7a utilizes CHB-MLI's excellent input current and output voltage property to constitute an efficient and reliable module.

On the other hand, DC-MLI has a simple circuit, but requires a large LC output filtering motor drive applications. The hybrid FC-MLI topology obviates filtering requirements proportionally to DC-MLI, but this topologies not robust as hybrid CHB-MLI to reduce harmonic contents and about the cost of construction. The asymmetric hybrid CHB-MLI in Fig. 7c uses a gate turn-off (GTO) module with an insulated-gate bipolar transistor (IGBT) H-bridge module and reveals a high voltage-blocking but a low switching



frequency capability. This trade-off can be dealt by using a hybrid asymmetric MLI.

Applying this approach to CHB-MLI topology allows reducing THD. **Fig. 7. One phase legs of three-phase asymmetric hybrid MLI topologies: (a) DC-MLI and CHB-MLI cascaded, (b) FC-MLI and CHB-MLI cascaded, (c) asymmetric hybrid CHBMLI**

the number of H-bridge modules while maintaining the number of output voltage levels.

Hybrid MLIs promise significant improvements for medium voltage and high power industrial drives. Asymmetrical multi level inverters provide minimizing the harmonic contents of output voltage without increasing the number of power devices. The use of various DC voltages in supply leads the H-MLI topologies in an effort to optimize the power processing of the entire system. These surveyed features increase the flexibility and reliability of H-MLIs.

3. Control Scheme

The efficiency parameters of a multilevel inverter such as switching losses and harmonic reduction are principally depended on the modulation strategies used to control the inverter. As depicted in Fig. 2, multilevel inverter control techniques are based on fundamental and high switching frequency. Another widely used popular classification for the modulation methods developed to control the multilevel inverters is depend upon open loop and closed loop concepts as depicted in Fig. 8. Three main control techniques of multilevel inverters are SHE-PWM, PWM, and optimized harmonics stepped pulse width modulation (OHS-PWM). The regular PWM modulation method can be classified as open loop and closed loop owing to its control strategy. The open loop PWM techniques are SPMW, space vector PWM, sigma-delta modulation, while closed loop current control methods are defined as hysteresis, linear, and optimized current control techniques.

The modulation methods developed to control the multilevel inverters are based on multi-carrier orders with PWM. Due to predefined calculations are required, SHE-PWM is not an appropriate solution for closed loop implementation and dynamic operation in multi level inverters. Among various control schemes, the sinusoidal PWM (SPWM) is the most commonly used control scheme for the control of multilevel inverters. In SPWM, a sinusoidal reference

waveform is compared with a triangular carrier waveform to generate switching sequences for power semiconductor in inverter module [21,22].

Another fascinating control scheme is SVM as one of the most promising control methods in three-phase systems. Despite three-level SVM control is obtained by using two-level SVM, three-level mode is significantly more complex than two-level structure due to increased number of power semiconductors.

As a result of this complexity, three-level SVM algorithm is almost implemented using digital signal processors (DSPs) or microcontroller units (MCUs) [22].

One of the most important methods to optimize control of the inverter is to select and design appropriate PWM modulation according to inverter topology. The control methods of hybrid multilevel inverters are based on multi-carrier SPWM. Fundamental switching frequency methods shall be selected to reduce switching losses for high voltage modules, while multi-carrier SPWM is selected to control low voltage modules. A detailed review has been performed for various modulation methods in the following and a comparison list has been presented to match inverter topologies to control methods at the end of this section.




Fig. 8. Control schemes of multilevel inverters.

3.1. Selective harmonic elimination PWM (SHE-PWM)

The selective harmonic elimination PWM (SHE-PWM) technique is based on fundamental frequency switching theory proposed by Patel in 1974 [14], and dependent on the elimination of defined harmonic content orders. The main idea of this method is based on defining the switching angles of harmonic orders to eliminate and obtaining the Fourier series expansion of output voltage. An example output voltage Fourier expansion of an 11-level inverter can be written as in Eq. (10).

where n defines the harmonic order at the output voltage of multilevel inverter. The required switching angles to eliminate 5th, 7th, 11th, and 13th harmonic orders at fundamental switching frequency for an 11-level multilevel inverter can be calculated as given in Eq. (11) voltage THD ratio, while m_a defines the modulation index of modulator. Since the parameters of Eq. (11) are non-linear, the values are obtained using Newton-Raphson Iterations. The switching angles can be obtained at the values of $h_1 = 6.57$, $h_2 = 18.94$, $h_3 = 27.18$, $h_4 = 45.14$ and $h_5 = 62.24$ by assuming m_a as 0.8 and solving with Newton-Raphson Iteration. In the application of SHE-PWM, possible switching angles are calculated previously and saved to look-up tables in an independent memory or microprocessor.

The main defect of SHE-PWM is the requirement of calculations to determine switching angles as in fundamental frequency switching method. However, Newton-Raphson Iteration is able to solve an equation similar to Eq. (11), the initial values are based on guesses or assumes and the results will not be at accurate values. In addition to this, increased DC sources or switching angles will prevent to obtain the most accurate solution.

3.2. Open loop PWM control techniques

3.2.1. Sinusoidal PWM (SPWM)

SPWM technique is one of the most popular modulation Techniques among the others applied in power switching inverters.

In SPWM, a sinusoidal reference voltage waveform is compared with a triangular carrier waveform to generate gate signals for the switches of inverter. Power dissipation is one of the most important issues in high power applications. The fundamental frequency SPWM control method was proposed to minimize the switching losses. The multi-carrier SPWM control methods also have been implemented to increase the performance of multilevel inverters and have been classified according to vertical or horizontal arrangements of carrier signal. The vertical carrier distribution techniques are defined as Phase Disposition (PD), Phase Opposition Disposition (POD), and Alternative Phase Opposition Disposition (APOD), while horizontal arrangement is known as phase shift (PS) control technique. In fact PS-PWM is only useful for cascaded H-bridges and flying capacitors, while PD-PWM is more useful





Fig. 9. Multi-carrier SPWM control strategies: (a) PD, (b) POD, (c) APOD, (d) PS.

for NPC [12,18]. have been illustrated in Fig. 9, respectively. The sinusoidal SPWM is the most widely used PWM control method due to many advantages including easy implementation, lower harmonic outputs according to other techniques, and low switching losses. In SPWM control, a high frequency triangular carrier signal is compared with a low frequency sinusoidal modulating signal in an analog or logic comparator devices. The frequency of modulating sinusoidal signal defines the desired line voltage frequency at the inverter output [23].

3.3. Closed loop PWM control techniques

Most applications of three-phase voltage source PWM inverters such as motor drives, active filters, and static VAR compensators require a control structure comprising an internal current feedback loop. Multilevel inverter systems also utilize photovoltaic (PV) sources or wind generators to integrate renewable energy sources to grid. The performance of the inverter systems which are supplied with DC sources mentioned before largely depends on the quality of the applied current control strategy. Numerous studies have been performed to reduce harmonic contents using current control for active power filter or PV and wind generator interconnection to grid applications of MLIs. The applied current control techniques are mostly focused on hysteresis current control (HCC) and linear current control (LCC) [24].

The hysteresis modulation is a feedback current control method where the load current tracks the reference current within a hysteresis band in nonlinear load application of an MLI. Fig. 10a shows the block diagram of a hysteresis control of an H-bridge and Fig. 10b shows the operation principle of the hysteresis modulation. The controller generates the sinusoidal reference current of desired magnitude and frequency that is compared with the actual line current. If the current exceeds the upper limit of the hysteresis band, the next higher voltage level should be selected to attempt to force the current error towards zero. However, the new inverter voltage level may not be sufficient to return the current error to zero and inverter should switch to next higher voltage level until the correct voltage level is selected. As a result, the current gets back into the hysteresis band, and the actual current is forced to track the reference current within the hysteresis band. Three hysteresis controllers which are used to implement the correct voltage level selection are defined as double offset band three level, double band three level, and time-based three level



hysteresis controllers [24].

Fig. 10. Hysteresis current control: (a) block diagram of a H-bridge cell with hysteresis controller, (b) hysteresis current band and voltage curves of load feedback.

3.4. Comparison of the topologies and control scheme

The most common multilevel inverter topologies and control schemes have been reviewed in this paper. As mentioned in Section 1, the multilevel concept has been introduced with a Diode clamped topology in 1980s by Nabae. MLIs are increasingly being used in medium voltage and high power applications owing to numerous advantages such as low power dissipation due to reducing the voltage stress on switching devices and minimizing the harmonic contents at the output of the inverter.

The selected control scheme for an MLI determines the affectivity on harmonic elimination, while generating the ideal output voltage. The applications of MLIs including induction machine and motor drives, active filters, renewable energy sources interconnection to grid, flexible AC transmission systems (FACTS), and static compensators (STATCOM) have been widely used in industrial applications. Although the variety of MLI applications, there are several limitations have been discussed for topologies and control schemes. DC-MLIs, especially three-level structure, have a wide popularity in motor drive applications besides other multilevel topologies due to reducing THD with robust control of SHE-PWM control scheme.

However, it would be a restriction of complexity and pre-define switching angles when the level exceeds the three. The SPWM and SVM modulation techniques succeed this limitation of DC-MLI for higher level topologies. Other applications of DC-MLI can be defined as active filters and STATCOM in high voltage grid interconnections. Table 3 illustrates the most appropriate control schemes with application matching according to selected multi level inverter topology.

The sign of bolded check means the proper matching between topology and control scheme or topology and application. The plain checks have been used to emphasize that there are some studies given in the literature about these applications but does not provide proper solutions. The bolded double check shows the most appropriate selection, while the cross defines the undesirable latching about harmonic reducing or affectivity issues.

The DCMLIs are efficient in fundamental frequency switching applications such as SHE-PWM and SVM, but the SVM will cause to an increment on voltage and current THD in the increased number of clamping diode conditions.

The FC-MLI topology that has been introduced in 1992 is similar to DC-MLI except utilizing DC side capacitors instead of clamping diodes in a ladder form.

The FC-MLI is the unique topology that requires the most switching and auxiliary devices to generate a staircase output voltage. The increment of level will cause to increase auxiliary capacitor number and restrain the accurate charging and discharging control of capacitors, hence designer will be encountered

with the requirement of a pre-charge controller system. Although these disadvantages, the most important advantages of FC-MLI topology are preventing the filter demand, and controlling the active and reactive power flow besides phase redundancies. The FC-MLI topology is mostly used in motor drive and active filter applications with SHE-PWM or phase shifted PWM control methods. The CHB-MLI has the least components for a given number of levels according to topologies discussed before. The CHB-MLI topology consists of a series of H-bridge cells to synthesize a desired voltage from SDCs which may be obtained from batteries or fuel cells. All these properties of cascade inverters allow using various pulse width modulation (PWM) strategies to control the inverter accurately. CHB-MLIs have been previously designed for static VAR compensators and motor drives, but the topology has been prepared an interface with renewable energy sources due to using separate DC sources. There are numerous studies that have been performed on CHB-MLIs for connecting renewable energy sources with grid and power factor correction. The SPWM control scheme is mostly being used in the control of CHB-MLI due to simplified design considerations according to SVM.




Fig.4 Simulation model of the single phase three level FCMI

The simulation circuit of the FCMI is basically divided into three main parts. They are the triggering signal circuit, inverter circuit i.e. FCMI and also the load. The design of the single phase three level FCMI is shown as in Figure 4. This single phase three level FCMI has eight IGBTs, thus eight signals will be required for the operation. It has two DC link capacitors at the DC side, C1 and C2. Capacitors C3 and C4 are the clamping capacitor that will provide the variation in DC voltage level. As the number of level is increased, the amount of DC link capacitor and clamping capacitor will also increase. One of the special features of FCMI is it has several switching states combination for a certain value of output voltage level. Based on Zhang, Watkins and Shepherd (2002), by selecting suitable combination of switching states, all eight IGBTs can be switched on for the same duration, thus making the switching of power switches to be efficient [7].

Eight switching states have been chosen that will give the optimum switching time for all IGBTs and this is shown in Table 2. Each IGBT is switched on for half of the cycle, i.e. 180 or 0.01

4. Design and development of FCMI Simulation model




Fig.3. Block diagram of FCMI

The simulation model of three levels FCMI was developed using MATLAB/Simulink simulation software. Fig.3 shows the block diagram of single phase 3 level FCMI.




Fig. 5. Simulation model of triggering circuit.

The simulation model of triggering circuit is shown in fig.5
 The figure consists of signal triggering and NOT logical operator.




Fig.6.Complete model of Simulation Circuit of FCMI.

Considering the complete simulation model in fig.6 with the specification of Considering $V_{dc}=12\text{V}$, load Resistance $=10\ \Omega$, DC link Capacitor ($C1,C2=0.01\mu\text{Farad}$) with multiple switching triggering technique.

5. Result:-

Based on the timing diagram and by referring to Table 1, a relationship can be obtained among the IGBTs. It is found that one signal is the inverse of one another signal. This helps in reducing the number of switching signals to four, and the remaining four are the inverse. As shown in fig.8 the triggering of IGBT 4,IGBT 3,IGBT 6,IGBT 5 MATLAB software by applying the parameter of every 45(degree) or 2.5 msas shown in fig.8.The output signals from PIC then passed optocoupler and IGBT drivers.

As shown in fig.9. the Waveform of output voltage, VLL(V) with respect to the source input voltage of 100 V(dc).





Fig.8.Timing diagram of triggering circuit for FCMI

Fig.9.Waveform of output voltage, VLL(V) against time,t(s)



6. Conclusions:-

This paper deals with the study and analysis of three level flying capacitor inverter topology. These are increasingly being used in medium and high power applications due to their advantages such as low power dissipation of power switches, low harmonic contents and switching redundancy. By using the MATLAB/simulink simulation software which includes the triggering circuit, the design of FCMI was successfully done with respect to the resistive load. Based on the survey of conventional multilevel inverter topologies given in the previous sections, general and asymmetrically constituted H-MLIs have been also reviewed in this paper. Many new hybrid topologies can be designed through the combinations of three main MLI topologies. Besides the combination of topologies, the trade-offs in MLI structures can be dealt by using AH-MLIs that is formed using different DC source levels in inverter cells. Nevertheless, conventional PWM strategies that generate switching frequency at fundamental frequency are not appropriate for AH-MLIs due to switching devices of the higher voltage modules would have to operate at high frequencies only during some inverting instants. To achieve this control strategy, hybrid modulation methods have been proposed that provide to get higher power cells switched at low frequency and low power cells switched with high frequency.

7. References

[1] Colak I et al. Review of multilevel voltage source inverter

- topologies and control schemes Ilhami Colak a, Ersan Kabalci b,↑, Ramazan Bayindir aDepartment of Electrical Education, 2010), doi:10.1016/j.enconman.2010.09.006
- [2] Nabae A, Takashi I, Akagi H. A new neutral-point clamped PWM inverter. *IEEE Trans Ind Appl* 1981;17:518-23.
- [3] "Simulation & construction of single phase FCMI" Nashiren F. Mailah, 2010 IEEE Conference on R&D, 13-14 Dec 2010
- [4] Bose BK. *Modern power electronics and AC drives*. NJ, USA: Prentice Hall; 2001.
- [5] Mohan N, Undeland TM, Robbins WP. *Power electronics-converters, application and design*. New York: John Wiley & Sons Inc.; 1995.
- [6] Rodriguez J, Lai S, Peng FZ. Multilevel inverters: a survey of topologies, control and applications. *IEEE Trans Power Electron* 2002;49:724-38.
- [7] Su Gui-Jia. Multilevel DC-link inverter. *IEEE Trans Ind Appl* 2005;41:848-54.
- [8] Lin BR. A novel control scheme for the multilevel rectifier/inverter. *Taylor and Francis Int J Electron* 2001;88:225-47.
- [9] Lopez O, Alvarez J, Gandoy JS, Freijedo FD. Multilevel multi-phase space vector PWM algorithm. *IEEE Trans Ind Electron* 2008;55:1933-42
- [10] . Lai JS, Peng FZ. Multilevel converters: a new breed of power converters. *IEEE Trans Ind Appl* 1996;30:509-51.
- [11] Peng FZ, McKeever JW, Adams DJ. Cascade multilevel inverters for utility applications. In: *Proceedings of 23rd international conference on industrial elect. control and inst, New Orleans (USA)*; 1997.
- [12] Maynard TA, Foch H. Multi-level conversion: high voltage choppers and voltage-source inverters. In: *Proceedings of IEEE power electronics specialists conference, Toledo (Spain)*; 1992
- [13] Veenstra M, Rufer A. Control of a hybrid asymmetric multilevel inverter for competitive medium-voltage industrial drives. *IEEE Trans Ind Appl* 2003; 41:655-64.
- [14] Patel HS, Hoft RG. Generalized harmonic elimination and voltage control in thyristor converters: part i - harmonic elimination. *IEEE Trans Ind Appl* 1973;9:310-7.
- [15] Ishida T, Matsuse K, Sugita K, Huang L, Sasagawa K. DC voltage control strategy for a five-level converter. *IEEE Trans Power Electron* 2000;15: 508-15.
- [16] Zare F, Ledwich G. A hysteresis current control for single-phase multilevel voltage source inverters: PLD implementation. *IEEE Trans Power Electron* 2002;17:731-8.
- [17] Mohan N, Undeland TM, Robbins WP. *Power electronics-converters, and design*. New York: John Wiley & Sons Inc.; 1995.
- [18] L., Zhang, S.J., Watkins, w., Shepherd, Analysis and Control of A Multi-level Flying Capacitor Inverter, *Power Electronics Congress 2002, Technical Proceedings, CIEP 2002, VIII IEEE International, 2002*, pp. 66-71
- [19] Peng FZ, McKeever JW, Adams DJ. Cascade multilevel inverters for utility applications. In: *Proceedings of 23rd international conference on industrial elect. control and inst, New Orleans (USA)*; 1997.
- [20] Manjrekar MD, Lipo TA. A hybrid multilevel inverter topology for drive applications. In: *Proceedings of IEEE applied power elec conference*; 1998.
- [21] Jinghua Z, Zhengxi L. Research on hybrid modulation strategies based on general hybrid topology of multilevel inverter. In: *Proceedings of int symppower elect, elec drives, motion, Ischia (Italy)*; 2008.
- [22] Kouro S, Rebolledo J, Rodriguez J. Reduced switching-frequency-modulation algorithm for high-power multilevel inverters. *IEEE Trans Ind Electron* 2007;54:2894-901.
- [23] Ismail B, Taib S, Saad RM, Isa M, Hadzer CM. Development of a single phase SPWM microcontroller-based inverter. In: *Proceedings of 1st international power and energy conference PECon 2006, Putraja (Malaysia)*; 2006.
- [24] Loh PC, Bode GH, Holmes DG, Lipo TA. A time-based hysteresis current regulation strategy for single-phase multilevel inverters. *IEEE Trans Ind. Appl* 2003;39:883-92.